Cadence Pegasus Verification System is a physical verification signoff platform that performs DRC, LVS, DFM-related signoff and signoff analytics/debug workflows, with an architecture designed for parallel verification and cloud-deployable execution to accelerate full-chip signoff.
Published Oct 15, 2026
—
Comparison table (top 3 competitors)
| Aspect | Cadence Pegasus Verification System | Siemens EDA Calibre nmPlatform | Synopsys IC Validator (ICV) |
|---|---|---|---|
| Starting Price | Not publicly listed (quote-based) | Not publicly listed (enterprise); historical references exist but are likely outdated | Not publicly listed (quote-based) |
| Recommended fit | Teams using Cadence-centric flows with integration needs for Virtuoso/Innovus and users seeking scalable verification across many cores | Organizations prioritizing broad foundry signoff acceptance and mature ecosystem support | Teams standardized on Synopsys flows or seeking integration with Synopsys toolchains and scalable signoff options |
| Key strengths | Designed for parallel execution and integration with Cadence tools; reported reuse of PVS PVL decks | Broad ecosystem adoption and long history in signoff; extensive foundry enablement | Integration with Synopsys flows; marketed for scalable signoff and cloud workflows |
| Key considerations | Foundry enablement can be node- and deck-specific; community commentary cites licensing complexity and limited public independent benchmarks | Can be costly and may require integration effort in non-Siemens environments | Pricing transparency and enablement vary by foundry/node; procurement should validate specific process support |
Narrative analysis
Where Pegasus may be appropriate
Where alternatives are often chosen
Adoption signals