Cadence Tempus Timing Solution

Leader

Cadence Tempus Timing Solution is a static timing analysis and signoff platform that performs multi-mode multi-corner signoff, SI and variation-aware timing analysis, and distributed/parallel execution to accelerate timing closure and drive ECO fixes for large advanced-node digital IC designs.