Cadence Stratus High-Level Synthesis is a commercial HLS platform that converts SystemC, C, and C++ descriptions into synthesizable RTL while enabling architectural exploration (power/performance/area tradeoffs) and mixed SystemC/RTL verification integrated with Cadence implementation tools.
Published Aug 24, 2026
| Starting Price | Not publicly listed (enterprise-negotiated) | Not publicly listed (enterprise-negotiated for tool; training pricing exists) | Availability depends on AMD tool editions; pricing often part of broader toolchain licensing |
| Most appropriate for | ASIC/SoC teams converting SystemC/C/C++ to RTL with integration into Cadence implementation flow; datapath-heavy and selected SoC blocks | ASIC/SoC teams and advanced HLS users; established HLS lineage and verification integration | FPGA acceleration and teams using AMD toolchains; prototyping and FPGA-focused workflows |
| Notable strengths | Integration with Cadence implementation tools; PPA estimation and tradeoff reporting; mixed-language verification claims | Mature HLS lineage and verification ecosystem; training support | Broad FPGA community presence and public learning resources; easier initial access for FPGA users |
| Notable limitations | Limited public review transparency; enterprise-style licensing; HLS results dependent on methodology and expertise | Enterprise-style licensing and procurement; public information on tool specifics varies | Less direct fit for ASIC signoff flows; QoR portability from FPGA-focused HLS to ASIC is not guaranteed |
—