Synopsys Design Compiler NXT

Synopsys Design Compiler NXT is an RTL synthesis tool that translates Verilog/SystemVerilog/VHDL into gate-level netlists mapped to standard-cell libraries, optimizing for power, performance, and area with topographical/physically-aware synthesis and improved correlation to downstream place-and-route under timing and design-rule constraints.