Synopsys FPGA Verification

Synopsys FPGA Verification is a portfolio and reference flow that provides RTL simulation, integrated debug, FPGA synthesis/implementation, static/formal analysis, and FPGA-based prototyping to verify FPGA-bound designs and support pre-silicon software bring-up.