Synopsys VCSLogic Simulation

Synopsys VCS is a compiled, high-performance logic simulation tool for RTL and gate-level functional verification of digital IC/SoC designs, providing multi-core simulation throughput and integration with Synopsys debug and formal verification tools.