Synopsys VC AutoTestbench

Synopsys VC AutoTestbench is a verification automation product that auto-generates runnable SystemVerilog/UVM testbench environments from IP-XACT design descriptions to reduce manual testbench bring-up effort and enable earlier system-level testing.