Synopsys Virtualizer Models

Synopsys Virtualizer Models are SystemC TLM-2.0 transaction-level virtual components (processors, interconnects, peripherals, and interface IP models) used to assemble virtual prototypes and Virtualizer Development Kits to enable pre-silicon software development, debug, integration testing, and selected system validation prior to RTL or physical hardware availability.